The Monash Multiprocessor, its Password-Capability System, and its Evolution into a Massively Parallel System

29/08/2000


Click here to start


Table of Contents

The Monash Multiprocessor, its Password-Capability System, and its Evolution into a Massively Parallel System

a massively overloaded EPCC-TEC SEMINAR University of Edinburgh 29 August 2000

INTRODUCTION

PPT Slide

PPT Slide

From Tens to Thousands of Processors

AIMS

Why a Tightly-Coupled Shared Memory Approach?

This Seminar will Discuss:

Why employ a global virtual memory?

Motivation for a persistent, global virtual memory

Permanent versus Transient Data

Traditional Virtual Memory

Our Virtual Memory

Password Capabilities

Views of Objects

Views

Object Management

Object Management

How we manage our objects

Confinement and protected procedures and processes

Confinement

Virtual Addresses

Addressing Issues

Window Registers and Logical Addresses

IAS

Logical to IAS Address Translation

The Prototype Processor

The Cache

PPT Slide

PPT Slide

PPT Slide

PPT Slide

IAS to Physical Address Translation

The Prototype Memory

PPT Slide

PPT Slide

Advantages of IAS

Other IAS Advantages

System Overview

The Multiprocessor Bus

The Bus Signals

PPT Slide

PPT Slide

Virtual Channel Bus Protocol

Input / Output

PPT Slide

PPT Slide

PPT Slide

How the system is used

What about page faults?

Performance Issues

Memory Implementation

Current Hardware (about 1990)

PPT Slide

The story so far ...

PPT Slide

PPT Slide

PPT Slide

PPT Slide

PPT Slide

PPT Slide

PPT Slide

PPT Slide

PPT Slide

PPT Slide

PPT Slide

PPT Slide

PPT Slide

PPT Slide

PPT Slide

PPT Slide

PPT Slide

PPT Slide

PPT Slide

PPT Slide

PPT Slide

PPT Slide

PPT Slide

PPT Slide

PPT Slide

PPT Slide

PPT Slide

PPT Slide

PPT Slide

Author: Ronald Pose

Email: Ronald.Pose@infotech.monash.edu.au

Other information:
Composite presentation put together for a talk at University of Edinburgh, 29 August 2000. Copyright 2000 Ronald Pose


Disclaimer